# intel Development Solutions

ASM86 Pocket Reference for DOS Systems



Order Number: 122387-001

### CONTENTS

PAGE 8086 Register Model 8086 Register Model ..... Operand Summary ..... Second Instruction Byte Summary ..... AX: AH AL ACCUMULATOR ВХ٠ Operand Address (EA) Timing (Clocks) ......... вн BL BASE GENERAL REGISTER FILE CX-СН Memory Segmentation Model ..... CL COUNT DX: DH 8086/8088 Instructions ..... DL DATA 186 Instructions ...... 36 SP STACK POINTER 8087 Instructions ...... 41 BP BASE POINTER Assembler Controls Summary ...... 71 SI SOURCE INDEX ASM86 Invocation under DOS ...... 73 DI DESTINATION INDEX Assembler Directives ...... 74 Processor Reset Register Initialization ...... 74 IP STACK POINTER MCS®-86 Reserved Locations ...... 75 FLAGS, FLAGS, STATUS FLAGS iAPX 86/88/186 Instruction Set Matrix .......... 77 SEGMENT REGISTER FILE Clocks for MOD186 Operation ...... 79 CS CODE SEGMENT DS DATA SEGMENT SS STACK SEGMENT ES EXTRA SEGMENT **Notational Conventions** Indicates user input for interactive color examples. Instructions that reference the flag register file as a 16-bit object use the symbol FLAGS to represent the file: Brackets indicate optional arguments or 11

parameters.

All Mnemonics Copyright @ Intel Corp., 1985

Indicates a carriage return. <cr>

ii

X = Don't Care

### Flags

# AF: AUXILIARY CARRY - BCD

CF: CARRY FLAG

PF: PARITY FLAG

SF: SIGN FLAG

ZF: ZERO FLAG


DF: DIRECTION FLAG (STRINGS)

IF: INTERRUPT ENABLE FLAG OF: OVERFLOW FLAG (CF SF)

TF: TRAP (SINGLE STEP FLAG)





































### **Operand Summary**

### "reg" field Bit Assignments:

Word Operand	Byte Operand	Segment
000 AX 001 CX 010 DX 011 BX 100 SP 101 BP 110 SI 111 DI	000 AL 001 CL 010 DL 011 BL 100 AH 101 CH 110 DH 111 BH	00 ES 01 CS 10 SS 11 DS

### **Second Instruction Byte Summary**

mod xxx r/m
mod Displacement

ODISP = 0\*, disp-low and disp-high are absent
DISP = disp-low sign-extended to 16-bits, disp-high is absent

10 DISP = disp-high: disp-low 11 r/m is treated as a "reg" field

r/m	Operand Address
000	(BX) + (SI) + DISP
001	(BX) + (DI) + DISP
010	(BP) + (SI) + DISP
011	(BP) + (DI) + DISP
100	(SI) + DISP
101	(DI) + DISP
110	(BP) + DISP*
111	(BX) + DISP

DISP follows 2nd byte of instruction (before data if required).

### Operand Address (EA) Timing (Clocks):

Add 4 clocks for word operands at ODD ADDRESSES.


Immed Offset = 6 Base (BX, BP, SI, DI) = 5

Base + DISP = 9 Base + Index (BP + DI, BX + SI) = 7

Base + Index (BP + SI, BX + DI) = 8 Base + Index (BP + DI, BX + SI) + DISP = 11

Base + Index (BP + SI, BX + DI) + DISP = 12

### **Memory Segmentation Model**



### **Segment Override Prefix**

0 0 1 reg 1 1 0

Timing: 2 clocks

### **Use of Segment Override**

Operand Register	Default	With Override Prefix
IP (code address)	cs	Never
SP (stack address)	SS	Never
BP (stack address or stack marker)	SS	BP + DS or ES, or CS
SI or DI (not incl, strings)	DS	ES, SS, or CS
SI (implicit source addr for strings)	DS	ES, SS, or CS
DI (implicit dest addr for strings)	ES	Never

<sup>\*</sup>except if mod = 00 and r/m = 110 then EA = disp-high: disp-low,

### 8086/8088 Instructions

### Notes for 8086/8088 Instructions

The individual instruction descriptions are shown by a format box such as the following:

Opcode	m/op/r/m	Data	

These are byte-wise representations of the object code generated by the assembler and are interpreted as follows:

- Opcode is the 8-bit opcode for the instruction. The actual opcode generated is defined in the "Opcode" column of the instruction table that
- follows each format box. m/op/r/m is the byte that specifies the operands of the instruction. It contains a 2-bit mode field (m), a 3-bit register field (op), and a 3-bit register or memory (r/m) field.
- Dashed blank boxes following the m/op/r/m box are for any displacement required by the mode field.
- Data is for a byte of immediate data.
- A dashed blank box following a Data box is used whenever the immediate operand is a word quantity.

### AAA = ASCII Adjust for Addition

Opcode

Opcode Clocks Operation 37

adjust AL, flags, AH

### AAD = ASCII Adjust for Division

Long-Opcode

Opcode Operation Clocks

D5.0A 60 Adjust AL, AH prior to division

## AAM = ASCI! Adjust for Multiplication

Long-Opcode

Opcode Clocks Operation

D4.0A 83 Adjust AL, AH after multiplication

### AAS = ASCII Adjust for Subtraction

Opcode

Opcode

Clocks Operation

3F adjust AL, flags, AH

### ADC = Integer Add with Carry

Memory/Reg + Reg

Oncode	mod reg r/m

16+EA

	Opcode	Clocks	Operation
Byte	12	3	Reg8 + CF + Reg 8 + Reg8
	12	9+EA	Reg8 + CF + Reg8 + Mem8
	10	16+EA	Mem8 + CF + Mem8 + Reg8
Word	13	3	Reg16 + CF + Reg16 + Reg16
	13	9+EA	Reg16 + CF + Reg16 + Mem16

Reg16

Mem16 + CF + Mem16 +

Immed to AX/AL

11

Opcode	Data	

	Opcour	0.00	
Byte	14	4	AL +CF + AL + Immed8
Word	15	4	AX + CF + AX + Immed16

Immed to Memory/Reg

Opcode	mod 010 r/m			_	Data	
_		 	_			

Орос	00  11100 01			-
	Opcode	Clocks	Operation	

	Opcode	Clocks	Operation
Byte	80	4	Reg8 + CF + Reg8 + Immed8
	80	17÷EA	Mem8 + CF + Mem8 + Immed8

Reg16 - CF + Reg16 + 81 Word Immed16

17+EA Mem16 + CF + Mem16 + 81 Immed16 83 Reg16 + CF + Reg16 + Immed8

Mem16 - CF + Mem16 + 83 17+EA Immed8

### ADD = Integer Addition

Memory/Reg + Reg

mod reg r/m Opcode

Clocks Opcode Operation

Byte 02 3 Reg8 + Reg8 + Reg8 Reg8 - Reg8 + Mem8 02 9+EA

00 16+EA Mem8 - Mem8 + Reg8 03 3 Reg16 - Reg16 + Reg16 Reg16 + Reg16 + Mem16 03 9+FA 01 16+EA Mem16 + Mem16 + Req16

Immed to AX/AL

Opcode Data

Opcode Clocks Operation 04 AL + AL + Immed8 05 AX - AX + Immed16

Immed to Memory/Reg

Opcode mod 000 r/m Data

Opcode Clocks Operation Byte 80 4 Reg8 - Reg8 + Immed8

17+EA Mem8 - Mem8 + Immed8

80 Word 81 Reg16 + Reg16 + Immed16

17+EA Mem16 - Mem16 + Immed16 81 83 Reg16 + Reg16 + Immed8 83 17+EA Mem16 ← Mem16 + Immed8

6

### AND = Logical AND

Memory/Reg with Reg

Opc	code mod	reg r/m	
	Opcode	Clocks	Operation
Byte	22 22 20	3 9+EA 16+EA	Reg8 - Reg8 AND Reg8 Reg8 - Reg8 AND Mem8 Mem8 - Mem8 AND Reg8
Word	23	3	Reg16 ← Reg16 AND Reg16

9+EA

16+EA

Reg16 ← Reg16 AND Mem16

Mem16 ← Mem16 AND Reg16

Immed to AX/AL

23

21

Opcode	de Clocks	Operation
Opcod	16 CIOCKS	Operation

AL -AL AND Immed8 Byte AX -AX AND Immed16 25 Word

Immed to Memory/Reg

¥111111	· ·	.0 141011	1101) / 1108			
Opco	ode	mod 10	0 r/m	I	Data	
	Oį	code	Clocks	Operation	on	
Byte		80	4	Reg8 ←	Reg8 AND Imn	ned8

Byte Mem8 - Mem8 AND Immed8 17 + EA 80 Reg16 - Reg16 AND Immed16 81 Word

17 + EA Mem16 - Mem16 AND Immed16 81

CALL = Call

Within segment or group, IP relative

Opcode	D	ispL	DispH	]
Орсо	de	Clocks	Oper	atio

'n E8 19 IP - IP + Disp16-(SP) - return

Inter-segment or group, Direct

Inter-segment or group, Indirect

Opcode

Within segment or group, Indirect Opcode mod 010 r/m

Opcode Clocks Operation

FF 16 IP - Reg16-(SP) - return link FF 21+EA IP - Mem16—(SP) - return link IP - Mem16—(SP) - return link FF 21 + EA

offset offset segbase segbase segbase Opcode Clocks Operation 9A 28 CS - segbase IP - offset

mod 011 r/m Opcode Opcode Clocks Operation

FF 37 + EA CS - segbase IP + offset

### CBW = Convert Byte to Word

Opcode

Operation Clocks

98

Opcode

convert byte in AL to word in AX

CLC = Clear Carry Flag

Operation Opcode Clocks 2

2

F8

Opcode

Opcode

clear the carry flag

CLD = Clear Direction Flag

Clocks Operation Opcode

FC 2 clear direction flag

# CLI = Clear Interrupt Enable Flag

Clocks Operation Opcode FA 2 clear interrupt flag

## **CMC** = Complement Carry Flag Opcode

Clocks Operation Opcode

F5 2 complement carry flag CMP = Compare Two Operands

Memory/Reg with Reg

Opcode mod reg r/m

Opcode Clocks Operation

3

Byte 38 3 38 9+EA 9+EA

3A 39 39

9+EA 3B 9+EA

Immed to AX/AL

Opcode Data

80

80

81

81

83

83

Word

Opcode Clocks

3C flags AL - Immed8 3D

Word flags AX - Immed16

Immed to Memory/Reg

Opcode mod 111 r/m Data

Opcode

Clocks Operation flags + Reg8 - Immed8

Operation

flags - Reg8 - Reg8

flags -- Reg8 - Mem8

flags - Mem8 - Reg8

flags - Reg16 - Reg16

flags - Reg16 - Mem16

flags - Mem16 - Reg16

10+EA flags - Mem8 - Immed8 flags - Reg16 - Immed16 10+EA flags - Mem16 - Immed16 flags - Reg16 - Immed8

flags - Mem16 - Immed8

CWD = Convert Word to Doubleword

10+EA

Opcode

Opcode Clocks Operation 99 5 doubleword in DX:AX

convert word in AX to

### DAA = Decimal Adjust for Addition

Opcode

Operation Opcode Clocks adjust AL, flags, AH 4 27

### DAS = Decimal Adjust for Subtraction

Opcode

Operation Clocks Opcode adjust AL, flags, AH 2F

### DEC = Decrement by 1

Word Register

Opcode + reg

Operation Clocks Opcode Reg16 - Reg16 - 1 2 48+reg

Memory/Byte Register

FE

mod 001 r/m Opcode Opcode Clocks Operation

3 Mem8 - Mem8 - 1 FE 15 + EA Mem16 - 1 FF 15+EA Word

Rea8 - Rea8 - 1

### **DIV** = Unsigned Division

Memory/Reg with AX or DX:AX

Opcode mod 110 r/m Opcode Clocks

Operation

Byte F6 80-90 AH.AL - AX / Reg8 F6 (86-96) + EA AH,AL + AX / Mem8 Word F7 144-162 DX,AX - DX:AX / Reg16 **F7** (150-168) + EA DX,AX - DX:AX / Mem16

### ESC = Escape

Opcode + i mod xxx r/m Opcode Clocks Operation D8+i 8+EA data bus + (EA) D8+i 2 data bus + (EA)

### HLT = Halt

Opcode

7

Opcode Clocks Operation F4 2 halt operation

### IDIV = Signed Division

Memory/Reg with AX or DX:AX

Opcode mod 111 r/m Opcode Clocks Operation Byte F6 101-112 AH,AL +AX / Reg8 F6 (107-118) + EA AH, AL - AX / Mem8

F7 DX,AX - DX:AX / Reg16 Word 165-184 F7 (171-190)+EA DX,AX → DX:AX / Mem16

Byte

### IMUL = Signed Multiplication

Memory/Reg with AL or AX

IVICII	101 9 / 110 2	,	
Ope	code mo	d 101 r/m	$\Box \Box \Box \Box$
	Opcode	Clocks	Operation
Byte	F6	80-98 (86-104) + EA	AX - AL*Reg8 AX - AL*Mem8

F6 F7 F7 DX:AX - AX\*Reg16 128-154 (134-160)+EA DX:AX - AX Mem16

## IN = Input Byte, Word

Fixed port

Word

Оро	code	Port		
	Opcode	Clocks	Operation	
Byte	E4 E5	10 10	AL →Port8 AX →Port8	

Variable port

Opc	code		
	Opcode	Clocks	Operation
Word	EC	8	AL +Port16(in DX)
	ED	8	AX ← Port16(in DX)

INC = Increment by 1

Word Register Opcode+reg

Opcode Clocks 40+reg

Word

Memory/Byte Register mod 000 r/m Opcode

Opcode Clocks Byte FE

FE

FF

3 Reg8 → Reg8 + 1 Mem8 → Mem8 + 1 15+EA 15+EA

2

Mem16 + Mem16 + 1

Operation

Operation

Reg16 + Reg16 + 1

= Interrupt INTO Opcode type

> Opcode Clocks CC 52

CD 51 CE 53 or 4

Operation Interrupt 3

Interrupt 'type' Interrupt4 if FLAGS.OF=1, else NOP

IRET = Return from Interrupt

Opcode Opcode Clocks Operation CF 24

Return from interrupt

### Jcond = Jump on Condition

### Operation

if condition is true then do; sign-extend displacement to 16 bits; IP +IP + sign-extended displacement; end if:

### F

Format			
Opcode	Disp		
Opcode	Clocks	Operation	cond =
77 73 72 76 72 74 7F 7D	16 or 4 16 or 4 16 or 4 16 or 4 16 or 4 16 or 4 16 or 4	jump if above jump if above or equal jump if below jump if below or equal jump if carry set jump if equal jump if greater jump if greater jump if greater or	JA JAE JB JBE JC JE JG JGE
7C 7E 76 72	16 or 4 16 or 4 16 or 4 16 or 4	equal jump if less jump if less or equal jump if not above jump if neither above nor equal	JL JLE JNA JNAE
73 77	16 or 4 16 or 4	jump if not below jump if neither below	JNB JNBE
73 75 7E 7C	16 or 4 16 or 4 16 or 4 16 or 4	nor equal jump if no carry jump if not equal jump if not greater jump if neither greater nor equal jump if not less	JNC JNE JNG JNGE JNL
7F	16 or 4	jump if neither less nor equal	JNLE
71 7B 79 75 70 7A 7A 7B 78	16 or 4 16 or 4	jump if no overflow jump if no parity jump if positive jump if not zero jump if overflow jump if parity jump if parity even jump if parity odd jump if sign jump if zero	JNO JNP JNS JNZ JO JP JPE JPO JS JZ
E3	18 or 6	jump if CX is zero (does not test flags)	JCXZ

### JMP = Jump

FF

FF

Opcode

Opcode

Within se	Within segment or group, IP relative					
Opcode	D	ispL [	DispH			
Орс	ebo	Clocks	Operation			
E	9 B	15 15	IP → IP + Disp16 IP → IP + Disp8 (Disp8 sign-extended)			

vitnin se	gmen	it or group	o, indirect	
Opcode	mod	100 r/m		
Орс	ebo	Clocks	Operation	
F	F	11	IP → Reg16	

IP → Mem16

IP - Mem16

segbase

segbase

18+EA Inter-segment or group, Direct

18+EA

offset

mod 101 r/m

Opcode	Clocks	Operation	
EA	15	CS ←segbase IP ← offset	
segment o	or group.	Indirect	

offset

Opcode Clocks Operation FF 24+EA CS - segbase IP - offset

LAHF	=	Load	ΑH	from	Flags

Opcode Opcode Clocks Operation 9F 4 copy low byte of flags word to AH

### LDS/LES = Load Pointer to DS/ES and Register

Opcode mod	reg r/m	ニエニコ
Opcode	Clocks	Operation
C4	16+EA	dword pointer at EA goes to reg16 (1st word) and ES (2nd word)
C5	16+EA	dword pointer at EA goes to reg16 (1st word) and DS (2nd word)

## LEA = Load Effective Address

Opcode mod		reg r/m	
Орс	ode	Clocks	Operation
8	D	2+EA	Reg16  ←EA

## LOCK = Assert Bus Lock



FU		2	next instruction
LOOPxx =	= Loop	Co	ntrol
Opcode	Disp		

Opcode	Clocks	Operation	<b>xx</b> =
E1	18 or 6	dec CX; loop if equal and CX not 0	LOOPE
E0	19 or 5	dec CX; loop if not equal and CX not 0	LOOPNE
E1	18 or 6	dec CX; loop if zero and CX	LOOPZ

19 or 5 dec CX; loop if not zero and CX

17 or 5 dec CX; loop if CX not 0

LOOPNZ

LOOP

MOV = Move Data

	Memory/Reg to or from Reg						
	Opc	ode	mod	reg r/m			
		Орсо	de	Clocks	Operation		
	Byte	88 88 8A		9+EA 2 8+EA	Mem8 ← Reg8 Reg8 ← Reg8 Reg8 ← Mem8		
!!	Word	89 89		9+EA 2	Mem16 → Reg16 Reg16 → Reg16		

## Direct-Addressed Memory to or from AX/AL

Byte

Byte

Word



10

10

10

10

8+EA

A2 Word A1 A3

A0

8B

Immed to Reg

### Opcode Data



Opcode

B8+reg

Opcode mod 000 r/m

Opcode

C6

C6

C7

**C7** 

B0+reg

Clocks

Clocks

10+EA

10+EA

Reg 8 -Immed8 Reg16 - Immed16

Immed to Memory/Reg

Operation

Data

Reg16 - Mem16

AL - Mem8

Mem8 - AL

AX - Mem16

Mem16 -AX

Mem16 + Immed16

Mem8 ←Immed8 Reg16 + Immed16

Reg8 -Immed8

18

E0

E2

### Memory/Reg to or from SReg Memory /Peo Opcode mod sreg r/m Operation Opcode Clocks 9+EA Mem16 - SReg 8C Word 8C 2 Reg16 - SReg SReg - Mem16 8E 8+EA SReg - Reg16 8E F6 F7 Word F7 **MUL** = Unsigned Multiplication Memory/Reg with AL or AX Opcode mod 100 r/m Operation Opcode Clocks Opcode Byte F6 70-77 AX -AL\*Reg8 AX -AL\*Mem8 F6 (76-83) + EAOpcode F7 118-133 DX:AX - AX\*Reg16 Word Byte 0A (124-139) + EA DX:AX -AX\*Mem16 F7 0A 08 0B Word NEG = Negate an Integer 0B 09 Memory/Reg Opcode 0C 0D

Opcode	mod 011 r/m	L	
Орсо	ode Cloc	ks Opera	ation
F6 F7 F6	3 16+	Reg10 EA Mem8	→00H - Reg 8 6 →0000H - Reg16 3 →00H - Mem8 16 →0000H - Mem16

## NOP = No Operation

Opcode		
Opcode	Clocks	Operation
90	3	no operation

# NOT = Form One's Complement

"	Memo	огу/ г	ceg		
1	Орсс	de	mod (	010 r/m	
71		Орсо	de	Clocks	Operation
П	Byte	F6 F6		3 16+EA	Reg8 - 0FFH - Reg8 Mem8 - 0FFH - Mem8

3

16+EA

Reg16 + 0FFFFH - Reg16


Mem16 - 0FFFFH - Mem16

Reg16 - Reg16 OR Reg 16

Reg16 - Reg16 OR Mem16

Mem16 - Mem16 OR Reg16


# OR = Logical Inclusive OR





3

9+EA



de	ם	ata	
Opcode		Cloc	ks



80

80

81


81

Opcode

Byte

Word

31



17.+EA

17+EA



Reg8 - Reg8 OR Immed8

Mem8 - Mem8 OR Immed8

Operation

Reg16 - Reg16 OR Immed16 Mem16 - Mem16 OR immed16

### OUT = Output Byte, Word

Fixed port

Opcode

Word

Port

Operation Clocks Opcode 10 Port8 -AL E6 Byte Port8 -AX E7 10

Variable port

Opcode Opcode Clocks Operation Port16 (in DX) +AL EE 8

Port16 (in DX) +AX EF

## POP = Pop a Word from the Stack Word Memory

Opcode mod 000 r/m

Clocks Operation Opcode

8F Mem16 - (SP)++ 17 + EA

Word Register

Opcode + reg Opcode Clocks Operation Reg16 - (SP)++

58+reg Segment Register

Opcode + SReg Opcode Clocks Operation

07+SReg 8 SReg + (SP)++ POPF = Pop the TOS into the Flags

Opcode Opcode Clocks Operation 9D 8 FLAGS - (SP)++

PUSH = Push a Word onto the Stack

Memory/Reg Opcode mod 110 r/m Opcode Clocks Operation FF 16+EA —(SP) - Mem16

Word Register Opcode + reg

Opcode Clocks Operation 50+reg 11 —(SP) → Req16 Segment Register Opcode + SReg

Opcode Clocks Operation 06+SReg 10 —(SP) → SReg PUSHF = Push the Flags to the Stack

Opcode Opcode Clocks Operation 9C 10

-(SP) +FLAGS

## RCL = Rotate Left Through Carry

Memory or Reg by 1

Opc	ode mod	010 r/m	
	Opcode	Clocks	Operation
Byte	D0 D0	2 15+EA	rotate Reg 8 by 1 rotate Mem8 by 1
Word	D1	2 15±54	rotate Reg 16 by 1

Memory or Reg by count in CL

Орс	ode mo	d 010 r/m	
	Opcode	Clocks	Operation
Byte	D2	8+4/bit	rotate Reg8 by CL
	D2	20+EA+4/bit	rotate Mem8 by CL
Word	D3	8+4/bit	rotate Reg16 by CL
	D3	20+EA+4/bit	rotate Mem16 by CL

## RCR = Rotate Right Through Carry

Memory or Reg by 1

Opc	Opcode		011 r/m		
	Орсс	ode	Clocks	Operation	
Byte	D(		2 15+EA	rotate Reg8 by 1 rotate Mem8 by 1	
Word	D'		2 15+EA	rotate Reg16 by 1 rotate Mem16 by 1	

Memory or Reg by count in CL

Opc	ode mo	d 011 r/m		
	Opcode	Clocks	Operation	
Byte	D2 D2	8+4/bit 20+EA+4/bit	rotate Reg8 by CL rotate Mem8 by CL	
Word	D3 D3	8+4/bit 20+EA+4/bit	rotate Reg16 by CL rotate Mem16 by Cl	

	REPx =			
27	Opcode			
21	Opcode	Clocks	Operation	REPx =
	F3	2	repeat next instruction until CX=0	REP
-311	F3	2	repeat next instruction until CX=0 or ZF=1	REPE REPZ
21	F2	2	repeat next instruction until CX=0 or ZF=0	REPNE REPNZ
		Opcode F3 F3	Opcode Clocks F3 2 F3 2	Properties  F3 2 repeat next instruction until CX=0  F3 2 repeat next instruction until CX=0 or ZF=1  F2 2 repeat next instruction until

### RET = Return from Subroutine

Opcode			
Opcode	Clocks	Operation	
СЗ	8	intra-segment return	
СВ	18	inter-segment return	
	Opcode C3	Opcode Clocks C3 8	Opcode Clocks Operation  C3 8 intra-segment return

Return and add constant to SP

Opcode	Da	ataL	DataH	
Орсо	de	Clocks	Operation	
C2 CA		12 17	intra-segment ret and add inter-segment ret and add	

### **ROL** = Rotate Left

Memory or Reg by 1

Орс	ode mod	010 r/m	
	Opcode	Clocks	Operation
Byte	D0	2	rotate Reg8 by 1
	D0	15÷EA	rotate Mem8 by 1
Word	D1	2	rotate Reg16 by 1
	D1	15+EA	rotate Mem16 by 1

Memory or Reg by count in CL

mod 010 r/m Opcode Opcode Clocks Operation D2 8+4/bit rotate Reg8 by CL Byte 20+Ea+4/bit rotate Mem8 by CL D2 D3 8+4/bit rotate Reg16 by CL Word D3 20+EA+4/bit rotate Mem16 by CL

### **ROR** = Rotate Right

D1

D1

Opcode mod 011 r/m

Memory or Reg by 1

Ор	code mod	011 r/m	
	Opcode	Clocks	Operation
Byte	D0 D0	2 15+EA	rotate Reg8 by 1

15+EA

rotate Reg16 by 1

rotate Mem16 by 1

Memory or Reg by count in CL

Орс	ode Ino	a 011 1/mj	
	Opcode	Clocks	Operation
Byte	D2 D2 D3 D3	8+4/bit 20+EA+4/bit 8+4/bit 20+EA+4/bit	rotate Reg8 by CL rotate Mem8 by C rotate Reg16 by C rotate Mem16 by C

SAHF = Store AH in Flags

Opcode Opcode Clocks Operation 9E copy AH to low byte of flags word

# SAL/SHL = Arithmetic/Logical Left Shift

shift Mem8 by 1

shift Reg16 by 1

shift Req16 by CL

Memory or Reg by 1

D0

D1

Opcode mod 100 r/m Opcode Clocks Operation Byte D0 2 shift Reg8 by 1

D1 15+EA shift Mem16 by 1 Memory or Reg by count in CL

15+EA

Opcode mod 100 r/m Opcode Clocks Operation Byte D2 8+4/bit shift Reg8 by CL

Word

Word

D2 D3 D3

20+EA+4/bit shift Mem8 by CL 8+4/bit 20+EA+4/bit shift Mem16 by CL

26

Word

## SAR = Arithmetic Right Shift

Memory or Reg by 1

Opc	ode	mod	111 r/m	$ \perp$ $ \cup$
	Орс	ode	Clocks	Operation
Byte	D D	_	2 15+EA	shift Reg8 by 1 shift Mem8 by 1
Word	D		2 15+EA	shift Reg16 by 1 shift Mem16 by 1

Memory or Reg by count in CL					
Opc	ode mod	d 111 r/m			
	Opcode	Clocks	Operation		
Byte	D2 D2	8+4/bit 20+EA+4/bit	shift Reg8 by CL shift Mem8 by CL		
Word	D3 D3	8+4/bit 20+EA+4/bit	shift Reg16 by CL shift Mem16 by CL		

### SBB = Integer Subtraction with Borrow

	Mem	iory/Re	g with Reg			
	Оре	code mo	od reg r/m			
		Opcode	Clocks	Operation		
	Byte	1A 1A	3 9+EA	Reg8 + Reg8 - Reg8 - CF Reg8 + Reg8 - Mem8 - CF		
		18	16+EA	Mem8 - Mem8 - Reg8 - CF		
	Word	1B 1B	3 9+EA	Reg16 - Reg16 - Reg16 - CF Reg16 - Reg16 - Mem16 - CF		
		19	16+EA	Mem16 - Mem16 - Reg16 - CF		
111						

Immed from AX/AL

Opcode	Data	
Орсо	de Clocks	Operation
1C	4	AL +AL - Immed8 - CF
1D	4	AX +AX - Immed16 - CF

Immed	from M	1emory/R	eg
Opcode	mod 01	1 r/m	Data
Oį	ocode	Clocks	Operation
	80 80 81 81 83 83	4 17+EA 4 17+EA 4 17+EA	Reg8 → Reg8 - Immed8 - CF Mem8 → Mem8 - Immed8 - CF Reg16 → Reg16 - Immed16 - CF Mem16 → Mem16 - Immed16 - CF Reg16 → Reg16 - Immed8 - CF Mem16 → Mem16 - Immed8 - CF (Immed8 Is sign-extended before subtract)

### SHR = Logical Right Shift


Memory or Reg by 1

Оро	code mod	101 r/m	
	Opcode	Clocks	Operation
Byte	D0	2	shift Reg8 by 1
	D0	15÷EA	shift Mem8 by 1
Word	D1	2	shift Reg16 by 1
	D1	15+EA	shift Mem16 by 1

Memory or Reg by count in CL

Оро	ode mo	d 101 r/m	
	Opcode	Clocks	Operation
Byte	D2	8+4/bit	shift Reg8 by CL
	D2	20+Ea+4/bit	shift Mem8 by CL
Word	D3	8+4/bit	shift Reg16 by CL
	D3	20+EA+4/bit	shift Mem16 by CL

## STC = Set Carry Flag



### STD = Set Direction Flags

Opcode		
Opcode	Clocks	Operation
FD	2	set direction flag

## STI = Set Interrupt Enable Flag

Opcode

Opcode	Clocks	Operation
FB	2	set interrupt flag

# String = String Operations

**A7** 

A4

A5

AF

Opcode	╛
Opcode	Clo

cks Operation A6

flags - (SI) - (DI) 22 flags + (SI) - (DI) 18 (DI) -- (SI)

(DI) -AL

(DI) +AX



AD 12 AA 11 AB 11

String = **CMPS** 

**CMPS** MOVS MOVS SCAS **SCAS** LODS LODS STOS STOS

### SUB = Integer Subtraction

Memory/Reg with Reg

Opcode	mod	reg r/m	
Орс	ode	Clocks	Operation

Byte	2A	3	Reg8	Reg8 - Heg8
	2A	9+EA	Reg8	Reg8 - Mem8
	28	16+EA	Mem8	Mem8 - Reg8
Word	2B	3 9+FA	Reg16 Reg16	Reg16 - Reg16 Reg16 - Mem16

n16 28 Mem16 Mem16 - Reg16 16+EA

Immed to AX/AL

Opcode

Opcode	Clocks	Operation	


Data

AL -AL - Immed8 Byte 2C AX -AX - Immed16 2D Word

Immed to Memory/Reg

Opcode	mod 101 r/m				Data	_	
--------	-------------	--	--	--	------	---	--

Opcode	mod 10	1 r/m		Da	ta	_
Op	code	Clocks	Operation	on		



Reg16 - Reg16 - Immed16 81 17+EA Mem16 - Mem16 - Immed16 81

Byte Word Reg16 - Reg16 - Immed8 83 83 17+EA Mem16 - Mem16 - Immed8

## TEST = Logical Compare

Memory/Reg with Reg

85

85

Word

Opt	ode m	od reg r/m	
	Opcode	Clocks	Operation
Byte	84	3	flags → Reg8 AND Reg

9+EA

Immed to AX/AL

Орс	ode	Data	
	Opcode	Clocks	Operation
Byte	A8	4	flags - AL AND Immed8
Word	A9	4	flags -AX AND Immed16

Immed to Memory/Reg



Byte

Word

Opcode F6 F6

F7

F7

Clocks Operation flags → Reg8 AND Immed8 flags -Mem8 AND Immed8 11+EA flags - Reg16 AND Immed16

Data

flags \_ Mem16 AND immed16

flags - Reg16 AND Reg16

flags -Reg16 AND Mem16

WAIT = Wait While TEST Pin Not Asserted

Opcode Opcode

Clocks Operation 9B 3+5n none

11+EA

## XCHG = Exchange Memory/Register with Register

Memory/Reg with Reg Opcode mod reg r/m

			· · · · · · · · · · · · · · · · · · ·
	Opcode	Clocks	Operation
Byte	86	4	Reg8 + + Reg8
	86	17+EA	Mem8 + + Mem8
Word	87	4	Reg16 ++Reg16
	87	17+FA	Mem16 ++Mem16

Word Register with AX



## = Table Look-up Translation

Opcode Operation Opcode Clocks replace AL with table entry **D7** 11

## XOR = Logical Exclusive OR

Memory/Reg with Reg

1.10111	01)/106	with itog	
Opc	ode mod	reg r/m	
	Opcode	Clocks	Operation
Byte	32 32 30	3 9+EA 16÷EA	Reg8 → Reg8 XOR Reg8 Reg8 → Reg8 XOR Mem8 Mem8 → Mem8 XOR Reg8
Word	33 33 31	3 9÷EA 16+EA	Reg16 - Reg16 XOR Reg16 Reg16 - Reg16 XOR Mem16 Mem16 - Mem16 XOR Reg16
Imme	d to AX/	AL	

_	Opcode	Data	
	Орсо	de Clock	s Operation
	34 35	4	AL →AL XOR Immed8 AX → AX XOR Immed16
	Immed to I	Memory/R	eg

	35	4	AX - AX XOR Immed16
m	ed to Mer	nory/Reg	
рсс	ode mod 11	0 r/m	Data
	Opcode	Clocks	Operation
8	80 80	4 17÷EA	Reg8 → Reg8 XOR Immed8 Mem8 → Mem8 XOR Immed8
rd	81 81	4 17+EA	Reg16 + Reg16 XOR immed16 Mem16 + Mem16 XOR immed16

### 186 INSTRUCTIONS

### Notes for iAPX 186 Instructions

These instructions can be used only if the MOD186 control is specified. When MOD186 is specified, clocks for all instructions are as stated under "Clocks for MOD186 Operation."

## **BOUND** = Check Array Against Bounds

### ModRM Opcode

### Opcode Operation

Opcode Operation

62 if Reg16 < Mem16 at EA, or Reg16>Mem16 at EA+2 then INTERRUPT 5

### **ENTER** = High Level Procedure Entry

Opcode	DataL	DataH	Level	

## build new stack frame

## IMUL = Signed Multiplication

Mem/Reg\* Immediate to Reg

Opcode	ModRM				Data	
--------	-------	--	--	--	------	--

6B

## Opcode Operation

Reg 16 - Reg 16 \* Immed 8 6B Reg 16 + Reg 16 \* Immed 8 **6B** Reg 16 - Mem 16 \* Immed 8 Reg 16 - Reg 16 \* Immed 16 69 Reg 16 - Reg 16 \* Immed 16 Reg 16 - Mem 16 \* Immed 16

Opcode

Opcode Operation

release current stack frame

C9

- LEAVE = High Level Procedure Exit

  - and return to prior frame.

## POPA = Pop All Registers

Opcode

- Opcode Operation
  - restore registers from stack

# PUSH = Push a Word onto the Stack

- Word Immediate
  - Opcode Data

-(SP) → Immed8

Opcode Operation

6A

Opcode

60

- (sign extended) 68 -(SP) - Immed16
- PUSHA = Push All Registers
- Opcode Operation
- - save registers on the stack

### ROR = Rotate Right RCL = Rotate Left Through Carry Mem or Reg by Immed8 Mem or Reg by Immed8 Opcode ModRM\* ModRM\* count Opcode count \*-(Reg field = 001) -- (Rea field - 011) Opcode Operation Opcode Operation CO rotate Reg8 by Immed8 C<sub>0</sub> rotate Reg8 by Immed8 CO rotate Mem8 by Immed8 C0 rotate Mem8 by Immed8 C<sub>1</sub> rotate Reg16 by Immed8 C1 rotate Reg16 by Immed8 C1 rotate Mem16 by Immed8 rotate Mem16 by Immed8 RCR = Rotate Right Through Carry SAL/SHL = Arithmetic/Logical Left Shift Mem or Reg by Immed8 Mem or Reg by immediate count Opcode ModRM\* Opcode ModRM\* count count \*--(Reg field = 011) \*--(Reg field = 100) Opcode Operation Opcode Operation CO rotate Reg8 by Immed8 CO rotate Reg8 by Immed8 CO rotate Mem8 by Immed8 CO rotate Mem8 by Immed8 C1 C1 rotate Reg16 by Immed8 rotate Reg16 by Immed8 C1 rotate Mem16 by Immed8 rotate Mem16 by Immed8 ROL = Rotate Left SAR = Arithmetic Right Shift Mem or Reg by Immed8 Mem or Reg by Immed8 ModRM\* Opcode ModRM\* Opcode count count -(Req field = 000)\*--(Reg field = 111) Opcode Operation Opcode Operation CO rotate Reg8 by Immed8 C<sub>0</sub> rotate Reg8 by Immed8 C0 rotate Mem8 by Immed8 CO rotate Mem8 by Immed8 C1 rotate Reg16 by Immed8 C1 rotate Reg16 by Immed8 C1 rotate Mem16 by Immed8 C1 rotate Mem16 by Immed8

### SHR = Logical Right Shift

Mem or Reg by Immed8

ModRM\* count Opcode \*--(Rea field = 101) Opcode Operation

C0 rotate Reg8 by Immed8 C0 rotate Mem8 by Immed8 C1 rotate Reg16 by Immed8 rotate Mem16 by Immed8 C1

## String = String Operations (INS/OUTS)

Opcode

INS 6E INS 6F

port(DX) +(SI) OUTS 6C OUTS port(DX:DX+1) - (SI)

Operation Opcode Clocks (DI) + port(DX) $(DI) \rightarrow port(DX:DX+1)$ 

# 8087 INSTRUCTIONS

### Notes for 8087 Instructions

The individual instruction descriptions are shown by a format box such as the following: WAIT m/op/r/m addr1 addr2

These are the byte-wise representations of the object code generated by the assembler and are interpreted as follows: WAIT is an 8086 wait instruction, NOP or

- emulator instruction opl is the opcode, possibly taking two bytes.
  - m/op/r/m byte (middle 3-bits is part of the
    - opcode). addr1 and addr2 are offsets of either 8 or 16 bits.

For integer functions, m = 0 for short-integer memory operand; 1 for word-integer memory operand. For real functions, m = 0 for short-real memory operand; 1 for longreal memory operand. i = stack element index.

If mod = 00 then DISP = 0, disp-lo and disp-hi are absent. If mod = 01 then DISP = disp-lo sign-extended to 16 bits, disp-hi is absent. If mod = 10 then DISP = disp-hi; disp-lo. If mod = 11 then r/m is treated as an ST(i) field.

If r/m = 010 then EA = (BP)+(SI)+DISP If r/m = 011 then EA = (BP)+(DI)+DISP If r/m = 100 then EA = (SI)+DISP If r/m = 101 then EA = (DI)+DISP If r/m = 110 then EA (BP)+DISP\* If r/m = 111 then EA = (BX)+DISP \*Except if mod = 000 and r/m = 110 then EA = disp-hi;

disp-lo.

If r/m = 000 then EA = (BX)+(SI)+DISP If r/m = 001 then EA = (BX)+(DI)+DISP

ST(0) = Current stack top ST(i) = in register below stack top d = Destination 0 — Destination is ST(0) 1 - Destination is ST(i) P = Pop 0 - No pop

1 - Pop ST(0) R = Reverse 0 — Destination (op) source 1 - Source (op) destination

6D



 $-0 \leq ST(0) \leq +\infty$ For FSQRT: FADD = Add Real -2" ≤ST(1) < +2" and ST(1) integer For FSCALE: 0≤ST(0)≤2 ' For F2XM1: Stack top + Stack element For FYL2X: 0≤ST(0)<∞  $-\infty < ST(1) < +\infty$  $0 < |ST(0)| < (2 - \sqrt{2})/2$ For FYL2XP1: WAIT op1 op2 + i-∞≤ST(1)<∞ 0≤ST(0)<π/4 For FPTAN: For FPATAN:  $0 \leq ST(0) < ST(1) < +\infty$ Execution Clocks 8087 Emulator Typical F2XMI = Compute 2x - 1 Encoding Encoding Range Operation 9B D8 C0+i CD 18 C0+i 85 ST +ST + ST(i) op2 WAIT op1 70-100 9B DC C0+i CD 1C C0+i 85 ST(i) -ST + ST(i) Execution 70-100 Clocks 8087 Emulator Typical Stack top + memory operand Operation Encoding Range Encoding WAIT 9B D9 F0 CD 19 F0 500 ST - 2-1-1 op1 mod 000 r/m addr1 addr2 310-630 Execution Clocks FABS = Absolute Value 8087 Emulator Typica! Encoding Encoding Range Operation WAIT op1 op2 9B D8 m0rm CD 18 m0rm 105 + EA ST +ST + mem-op (90-120) + EA (short-real) Execution 9B DC m0rm CD 1C m0rm ST +ST + mem-op 110+EA Clocks (95-125) + EA (long-real) 8087 **Emulator** Typical Encoding Encoding Range Operation FADDP = Add Real and Pop ST+ISTI 9B D9 E1 CD 19 E1 14 10-17 Stack top + Stack Element WAIT op2 + iop1 Execution Clocks 8087 Emulator Typical Encoding Encoding Range Operation 9B DE C1 CD 1E C1 90 ST(1) -ST + ST(1) 75-105 pop stack 9B DE C0+i CD 1E C0+i 90 ST(i) +ST + ST(i) 75-105 pop stack

### **FCLEX** FBLD = Packed Decimal (BCD) Load = Clear Exceptions **FNCLEX** mod 100 r/m addr1 addr2 WAIT op1 WAIT op1 op2 Execution Clocks Execution 8087 **Emulator** Typical Clocks Operation Encoding Encoding Range 8087 Emulator Typical Encoding Encoding Range Operation push stack 9B DF m4rm CD 1F m4rm 300 + EA (290-310)+EA ST +mem-op 98 DB E2 **CD 1B E2** 5 clear 8087 exceptions 2-8 90 DB E2 **CD 1B E2** 5 clear 8087 exceptions FBSTP = Packed Decimal (BCD) Store and 2-8 (no wait) Pop FCOM = Compare Real addr2 addr1 op1 mod 110 r/m WAIT Compare Stack top and Stack element Execution Clocks Emulator Typical WAIT 8087 op1 op2 + iEncoding Range Operation Encoding Execution 9B DF m6rm CD 1F m6rm 530 + EA mem-op +ST Clocks (520-540) + EA pop stack 8087 Emulator Typical Encoding Encoding Range Operation FCHS = Change Sign 9B D8 D1 CD 18 D1 45 ST - ST(1) 40-50 WAIT op2 op1 9B D8 D0+i CD 18 D0+i 45 ST - ST(i) 40-50 Execution Clocks Compare Stack top and memory operands 8087 Emulator Typical Encoding Encoding Range Operation WAIT op1 mod 010 r/m addr1 addr2 9B D9 E0 CD 19 E0 15 ST -- ST Execution 10-17 Clocks 8087 Emulator Typical Encoding Encoding Range Operation 9B D8 m2rm CD 18 m2rm 65+EA ST — memop (60-70) + EA(short-real) 9B DC m2rm CD 1C m2rm 70+EA ST - memop (65-75) + EA(long-real)

### FCOMP = Compare Real and Pop

Compare Stack top and Stack element and pop

WAIT	op1	op2 + i
		Execution
		Clocks

8087 Emulator Typical Encoding Encoding Range 9B D8 D9 CD 18 D9

9B D8 D8+i CD 18 D8+i

Operation 47 ST - ST(1) 42-52 pop stack 47 ST - ST(i)

pop stack

Operation

ST -- ST(1) pop stack pop stack

Compare Stack top and memory operand and pop WAIT op1 mod 011 r/m addr1 addr2

42-52

Execution Clocks

8087 Emulator Typical Encoding Encoding Range Operation 9B D8 m3rm CD 18 m3rm 68 + EA ST - mem-op (63-73) + EApop stack (short-real) 9B DC m3rm CD 1C m3rm 72+EA ST - mem-op (67-77) + EA pop stack

(long-real)

FCOMPP	= Compa	re Real a	and Pop Twice
WAIT	op1	op2	
		Execution Clocks	n
8087	Emulator	Typical	

		Executio Clocks
8087 Encoding	Emulator Encoding	Typical Range
9B DE D9	CD 1E D9	50 45-55

# FDECSTP = Decrement Stack Pointer

		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D9 F6	CD 19 F6	9 6-12	stack pointer + stack pointer 1

WAIT

### **FDISI** = Disable Interrupts **FNDISI**

WAIT	op1	op2
		Execution Clocks
8087 Encoding	Emulator Encoding	Typical Range
9B DB E1	CD 1B E1	5 2-8

al 90 DB E1 5 **CD 1B E1** 2-8

Operation Set 8087 interrupt mask Set 8087 interrupt mask (no wait)


## 46

### FDIV = Divide Real

Stack top and Stack element

WAIT	op1	op2 + 1		
		Execution Clocks		
8087 Encoding	Emulator Encoding	Typical Range	Operation	
9B D8 F0+i	CD 18 F0+i	198 193-203	ST +ST/ST(i)	
9B DC F8+i	CD 1C F8+i	198 193-203	ST(i) - ST(i)/ST	

Stack top and memory operand



## FDIVP = Divide Real and Pop op1

WAIT

		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B DE F9	CD 1E F9	202 197-207	ST(1) +ST(1)/ST pop stack
9B DE F8+i	CD 1E F8+i	202 197-207	ST(i) →ST(i)/ST pop stack

op2 + i

### FDIVR = Divide Real Reversed

Stack top and Stack element

op1

WAIT

WAIT	op1	op2 + i		
		Execution Clocks		
8087 Encoding	Emulator Encoding	Typical Range	Operation	
9B D8 F8+i	CD 18 F8+i	199 194-204	ST +ST(i)/ST	
9B DC F0+i	CD 1C F0+i	199 194-204	ST(i) +ST/ST(i)	
Stack top	and memory	y operand		

8087	Emulator	Typical	Operation
Encoding	Encoding	Range	
9B D8 m7rm	CD 18 m7rm	221 + EA (216-226) + EA	ST - mem-op/ST (short-real)

mod 111 r/m

Execution

Clocks

addr1

addr2

9B DC m7rm CD 1C m7rm 226 + EA ST -mem-op/ST (221-231) + EA (long-real)

WAIT	op1	op2 + I	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B DE F1	CD 1E F1	203 198-208	ST(1) +ST/ST(1) pop stack
9B DE F0+i	CD 1E F0+i	203 198-208	ST(i) →ST/ST(i)

### = Enable Interrupts **FNENI** op2 WAIT op1 Execution Clocks Typical 8087 **Emulator** Range Encoding Encoding clear 8087 interrupt 9B DB E0 **CD 1B E0** 5 2-8 mask 5 clear 8087 interrupt 90 DB E0 **CD 1B E0** 2-8 mask (no wait) FFREE = Free Register WAIT op1 op2 + i Execution Clocks 8087 Emulator Typical Encoding Range Encoding 9B DD C0+i CD 1D C0+i 11 TAG(i) masked empty 9-16 FIADD = Integer Add

Operation

Operation

WAIT	op1	mod 000 r/m	addr1 addr2
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B DA m0rm	CD 1A m0rm	125+EA (108-143)+EA	ST +ST + mem-op (short integer)
9B DE m0rm	CD 1E m0rm	120+EA (102-137)+EA	ST +ST + mem-op (word integer)

WAIT	op1	mod 010 r/m	addr1 addr2
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B DA m2rm	CD 1A m2rm	85+EA (78-91)+EA	ST — mem-op (short integer)
t9B DE m2rm	CD 1E m2rm	80 + EA (72-86) + EA	ST — mem-op (word integer)

op1

		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B DA m3rm	CD 1A m3rm	87÷EA (80-93)+EA	ST — mem-op pop stack (short integer)

82 + EA

(74-88) + EA

mod 011 r/m

addr1

ST - mem-op

pop stack (word integer)

addr2

### FIDIV = Integer Divide


9B DE m3rm CD 1E m3rm

WAIT

WAIT	op1	mod 110 r/m	addr1	addr2

		Execution Clocks		
8087 Encoding	Emulator Encoding	Typica! Range	Operation	on

9B DA m6rm CD 1A m6rm 236 + EA ST +ST/mem-op (230-243) + EA (short integer) 9B DE m6rm CD 1E m6rm 230+EA ST -ST/mem-op (224-238) + EA (word integer)



### FISUB = Integer Subtract FIST = Integer Store mod 010 r/m addr1 addr2 WAIT op1 WAIT op1 mod 100 r/m addr1 Execution Execution Clocks Clocks Typical 8087 Emulator 8087 Emulator Typical Operation Encoding Range Encoding Encoding Range Encoding Operation 9B DA m4rm CD 1A m4rm mem-op -ST 9B DB m2rm CD 1B m2rm 88 + EA 125 + EA ST - ST - mem-op (short integer) (82-92) + EA (108-143)+EA (short integer) mem-op -ST 9B DE m4rm CD 1E m4rm 86 + EA 120 + EA 9B DF m2rm CD 1F m2rm ST + ST - mem-op (word integer) (80-90) + EA (102-137) + EA (word integer) FISUBR = Integer Subtract Reversed FISTP = Integer Store and Pop WAIT OD1 mod 101 r/m Short Integer or Word Integer addr1 addr2 WAIT op1 mod 011 r/m addr1 Execution Clocks 8087 **Emulator** Typical Execution Encoding Encoding Range Clocks Operation 8087 Emulator Typical 9B DA m5rm CD 1A m5rm 125+EA ST -mem-op - ST Operation Encoding Range Encoding (109-144) + EA (short integer) 9B DE m5rm CD 1E m5rm 120+EA ST - mem-op - ST 9B DB m3rm CD 1B m3rm mem-op - ST 90+EA (103-139) + EA (84-94) + EA pop stack (word integer) (short integer) 9B DF m3rm CD 1F m3rm 88+EA mem-op - ST (82-92) + EA pop stack (word integer) Long Integer mod 111 addr1 addr2 WAIT op1 Execution Clocks 8087 Emulator Typical Range Operation Encoding Encoding 9B DF m7rm CD 1F m7rm 100 + EA mem-op - ST (94-105) + EA pop stack (long integer)

addr2

addr2

### FLD = Load Real Stack element to Stack top op2 + iop1 WAIT Execution Clocks Typical 8087 **Emulator** Operation Range Encoding Encoding 20 T. -ST(i) 9B D9 C0+i CD 19 C0+i push stack 17-22 ST -T. Memory operand to Stack top Short Integer or Long Integer addr2 mod 000 r/m addr1 WAIT op1 Execution Clocks Typical Emulator 8087 Operation Range Encoding Encoding push stack 9B D9 m0rm CD 19 m0rm 43 + EA ST -- mem-op (38-56) + EA (short integer) push stack 9B DD m0rm CD 1D m0rm 46+EA ST -mem-op (40-60) + EA(long integer) Temp Real addr2 mod 101 addr1 WAIT op1 Execution Clocks 8087 Emulator Typical Encoding Range Operation Encoding 9B DB m5rm CD 1B m5rm 57 + EA push stack ST - mem-op (53-65) + EA(temp real)

### FLD1 = Load + 1.0WAIT op1 op2 Execution Clocks 8087 Emulator Typical Encoding Encoding Range Operation 9B D9 E8 CD 19 E8 18 push stack 15-21 ST +1.0 FLDCW = Load Control Word WAIT mod 101 r/m addr1 addr2 op1 Execution Clocks 8087 Emulator Typical Encoding Encoding Range Operation 9B D9 m5rm CD 19 m5rm 10+EA processor control (7-14) + EAword -- mem-op FLDENV = Load Environment WAIT mod 100 r/m addr1 addr2 op1 Execution Clocks 8087 Emulator Typical Encoding Encoding Range Operation 9B D9 m4rm CD 19 m4rm 40 + EA 8087 environment -(35-45) + EA mem-op FLDL2E = Load Log<sub>2</sub>e WAIT op2 op1 Execution Clocks Emulator Typical 8087 Encoding **Encoding** Range Operation push stack 9B D9 EA **CD 19 EA** 18 15-21 ST - log.e 57

### FLDL2T = Load Log<sub>2</sub>10

WAIT	op1	op2
------	-----	-----

CD 19 E9

Execution Clocks 8087 Emulator Typical Encoding Encoding Range

19

Operation push stack 16-22 ST - log,10

Operation

push stack

ST + #

## FLDLG2 = Load Log<sub>10</sub>2

9B D9 E9

WAIT op1 op2 Execution Clocks 8087 Emulator Typical Encoding Encoding Range

Operation 9B D9 EC **CD 19 EC** 21 push stack 18-24 ST -log. 2

### FLDPI = Load $\pi$

9B D9 EB

WAIT op2 op1

**CD 19 EB** 

Execution Clocks 8087 **Emulator** Typical Encoding Encoding Range

### FLDZ = Load + 0.0

	WAIT	op1	op2
--	------	-----	-----

Execution Clocks 8087 Emulator Typical Encoding Encoding Range Operation 9B D9 EE **CD 19 EE** 14 push stack 11-17 ST -0.0

19

16-22

## FMUL = Multiply Real

Stack top and Stack element

WAIT op1 op2 + iExecution

Clocks 8087 Emulator Encoding Encoding

Typical 9B D8 C8+i CD 18 C8+i

Range 138 130-145 9B DC C8+i CD 1C C8+i

Operation ST -ST 'ST(i) ST(i) +ST(i) - ST

addr2

Operation

ST - ST ' mem-op

ST \*ST \* mem-op

(long real)

Operation

(short real)

Stack top and memory operand

WAIT op1 8087 Emulator Encoding Encodina 9B D8 m1rm CD 18 m1rm

mod 001 r/m addr1 Execution Clocks Typical

Range

118+EA

(110-125) + EA

161 + EA

(154-168) + EA

138

130-145

FMULP = Multiply Real and Pop

WAIT op1 op2 + i Execution

9B DC m1rm CD 1C m1rm

Clocks

8087 Emulator Typical Encoding Encoding Range 142

9B DE C9 +1 CD 1E C9+1 ST(i) - ST(i) - ST 134-148 pop stack

# FNOP = No Operation

Encoding

Encoding

9B D9 F3

9B D9 D0

WAIT op1 op2

Execution Clocks 8087 **Emulator** Encoding

CD 19 D0

Typical Range 13

Operation ST -ST 10-16

Operation

T. - arctan (ST(1)/ST)

Operation

pop stack

ST +T.

# FPATAN = Partial Arctangent

WAIT 001 op2

Execution Clocks Typical Emulator 8087 Range

Encoding

650 CD 19 F3 250-800

### FPREM = Partial Remainder WAIT op1 op2

Execution Clocks 8087 **Emulator** Typical Encoding Encoding Range

9B D9 F8 CD 19 F8 125 15-190

FPTAN = Partial Tangent WAIT op2 op1

8087 **Emulator** Encoding Encoding Range

9B D9 F2 CD 19 F2 ST -REPEAT (ST - ST(1))

### Execution Clocks Typical

Operation Y/X -TAN (ST) ST-Y push stack ST - X

FRNDINT = Round to Integer

WAIT op1 002 Execution

Clocks

8087 Emulator Typical Encoding Encoding Range 9B D9 FC **CD 19 FC** 45 16-50

## FRSTOR = Restore Saved State

WAIT op1 mod 100 r/m addr1 Execution Clocks

8087 Emulator Typical Encoding Encoding Range 9B DD m4rm CD 1D m4rm 202 + EA (197-207) + EA

# Save State

WAIT 001 mod 110 r/m

Execution Clocks Typical Range

202+EA

(197-207) + EA

202+EA

(197-207) + EA

Operation

mem-op -8087 state

(no wait)

Operation

addr2

Operation

8087 state - mem-op

ST - nearest

integer (ST)

450

30-540

8087 Encoding 9B DD m6rm CD 1D m6rm

90 DD m6rm CD 1D m6rm

**FSAVE** 

**FNSAVE** 

Emulator Encoding

addr1

mem-op - 8087 state

addr2

### FSCALE = Scale

WAIT	op1	op2	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operatio
9B D9 FD	CD 19 FD	35 32-38	ST → ST * 25m

## FSQRT = Square Root

WAIT	op1	op2	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D9 FA	CD 19 FA	183 180-186	ST <b>→</b> √ST

7				
	FST = S	tore Real		
	Stack top	to Stack ele	ment	
	WAIT	op1	op2 + i	
			Execution Clocks	
	8087 Encoding	Emulator Encoding	Typical Range	Operation
	9B DD D0+i	CD 1D D0+i	18 15-22	ST(i) →ST
	Stack top	to memory	operand	
	WAIT	op1 r	mod 010 r/m	addr1 addr2
			Execution Clocks	
	8087 Encoding	Emulator Encoding	Typical Range	Operation
	9B D9 m2rm	CD 19 m2rm	87 + EA (84-90) + EA	mem-op -ST (short-real)
	9B D0 m2rm	CD 1D m2rm	100 ÷ EA (96-104) ÷ EA	mem-op → ST (long-real)
			The second second	(3
	FSTCW FNSTCW	= Store	Control Wo	ord
	WAIT	op1	nod 111 r/m	addr1 addr2
			Execution Clocks	
711	8087 Encoding	Emulator Encoding	Typical Range	Operation
	9B D9 m7rm	CD 19 m7rm	15+EA (12-18)+EA	mem-op processor control word
	90 D9 m7rm	CD 19 m7rm	15+EA (12-18)+EA	mem-op processor control word
				(no wait)

# FSTENV = Store Environment FNSTENV

addr2 addr1 mod 110 r/m op1 WAIT Execution Clocks Typical Emulator 8087 Operation Range Encoding Encoding mem-op - 8087 45 + EA 9B D9 m6rm CD 19 m6rm environment (40-50) + EA 45 + EA mem-op - 8087 CD 19 m6rm 90 D9 r6rm (40-50) + EAenvironment (no wait)

FSTP = Store Real and Pop Stack top to Stack element WAIT op1 op2 + iExecution Clocks 8087 Emulator Typical Encoding Encodina Range Operation 9B DD D8+i CD 1D D8+i 20 ST(i) +ST 17-24 pop stack Stack top to memory operand WAIT op1 mod 011 r/m addr1 addr2 Long Real or Short Real Execution Clocks 8087 Emulator Typical Encoding Encoding Range Operation 89 + EA mem-op -ST 9B D9 m3rm CD 19 m3rm (86-92) + EApop stack (short-real) 9B DB m3rm CD 1B m3rm 102+EA mem-op - ST (98-106) + EA pop stack (long-real) Temp Real WAIT op1 mod 111 r/m disp-lo disp-hi Execution Clocks 8087 Emulator Typical Encoding Range Operation Encoding 9B DD m7rm CD 1D m7rm 55+EA mem-op -ST (52-58) + EA pop stack (temp-real)

### **FSTSW** = Store Status Word **FNSTSW**

WAIT	op1	mod 111 r/m	addr1	addr2
		Execution		

Typical 8087 Emulator Encoding Encoding

Operation Range 15+EA

mem-op - 8087 status 9B DD m7rm CD 1D m7rm word (12-18) + EA mem-op - 8087 status 90 DD m7rm CD 1D m7rm 15+EA word (12-18) + EA (no wait)

Operation

ST + ST - ST(i)

ST(i) -ST(i) - ST

addr2

Operation

(short-real)

addr1

# FSUB = Subtract Real

### Stack top and Stack element WAIT op1 op2 + i

Execution
Clocks

0007	F	Tunioni
		Clocks
		Execution
	*	

		Execution Clocks
8087	Emulator	Typical

Encoding Encoding Range

9B D8 E0+i CD 18 E0+i 85 70-100

9B DC E8+i CD 1C E8+i 85 70-100

Stack top and memory operand WAIT mod 100 r/m op1

Execution

Clocks

Emulator

Typical **Encoding** Range 9B D8 m4rm CD 18 m4rm 105+EA ST - ST - mem-op (90-120) + EA

9B DC m4rm CD 1C m4rm 110+EA ST - ST - mem-op (95-125) + EA (long-real)

FSUBP = Subtract Real and Pop

WAIT op2 + iop1 Execution Clocks

8087 Encoding

9B DE E9

9B DE E8+i CD 1E E8+i

**Emulator** Encoding

**CD 1E E9** 

Typical Range 90 75-105

90

75-105

ST(i) -ST(i) - ST

pop stack

Operation ST(1) + ST(1) - ST pop stack

# FSUBR = Subtract Real Reversed

Stack top and Stack element

Emulator

Encoding

CD D8 E8+i

001

Emulator

Encoding

WAIT op1

9B DC E0+i CD 1C E0+i

9B D8 m5rm CD 18 m5rm

9B DC m5rm CD 1C m5rm

8087

Encodina

9B D8 E8+i

WAIT

8087

Encoding

op2 + i

Execution

Typical

Range

mod 101 r/m

Execution Clocks

Typical

Range

105+EA

(90-120) + EA

110+EA

(95-125) + EA

Clocks

87 ST -ST(i) - ST 70-100 87 ST(i) +ST - ST(i) 70-100

Stack top and memory operand

addr1

Operation

ST - mem-op - ST

(short-real)

ST -mem-op - ST

(long-real)

Operation

addr2

8087

Encoding

### FSUBRP = Subtract Real Reversed and Pop op2 + iWAIT op1 Execution Clocks Typical 8087 **Emulator** Operation Encoding Range Encoding ST(1) - ST - ST(1) **CD 1E E1** 90 9B DE E1 pop stack 75-105

90

75-105

38-48

ST(i) +ST - ST(i)

pop stack

Operation

ST -ST - 0.0


# FTST = Test Stack Top Against + 0.0

	<u> </u>	
		Execution Clocks
8087 Encoding	Emulator Encoding	Typical Range
9B D9 E4	CD 19 E4	42

9B DE E0+i CD 1E E0+i

WAIT

# FWAIT = (CPU) Wait While 8087 Is Busy



# FXAM = Examine Stack Top

WAIT	op1	op2	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	
9B D9 E5	CD 19 E5	17 12-23	set

Operation

condition code

Operation

Operation

T, + exponent (ST)

T, -significand (ST) ST -T. push stack ST-T,

T, -ST(1)

ST(1) - ST

ST-T,

T. -ST(i)

ST(i) -ST ST +T.

12


Typical

Range

50

27-55

# **FXCH** = Exchange Registers



9B D9 C8+i CD 19 C8+i

WAIT

8087

Encoding

9B D9 F4

Encoding Encoding Range 9B D9 C8 CD 19 C8 12 10-15

10-15 **FXTRACT** = Extract Exponent and Significand

Emulator

Encoding

CD 19 F4

op1 op2 Execution Clocks

### FYL2X = Compute Y 'Log, X

WAIT	op1	op2
------	-----	-----

Execution Clocks Typical 8087 **Emulator** Encoding Encoding

9B D9 F1

8087

Encoding

9B D9 F9

Range 950 CD 19 F1 900-1100

T. - ST(1) \* log, (ST) pop stack

Operation

ST-T.

### $FYL2XP1 = Compute Y \cdot Log_2(X+1)$

WAIT	op1	op2	
		7000	

Execution Clocks Typical Emulator

Range Encoding 850 CD 19 F9

700-1000

T. +ST + 1 T, +ST(1) 1 log, T, pop stack

ST +T,

Operation

### **Assembler Controls Summary**

Default control shown in italics

PRIMARY CONTROLS Control Effect

DATE(d) System Date

DEBUG/NODEBUG DB/NODB

EP/NOEP

MR/NOMR

M1

LOONLO

PL(n)

PW (n)

PI/NOPI

MACRO/NOMACRO

OBJECT/NOOBJECT

PAGELENGTH(n)

PAGEWIDTH (n)

PAGING/NOPAGING

DEBUG puts local symbols information into object file for debugging.

suppresses loading of local symbols information. ERRORPRINT/NOERRORPRINT ERRORPRINT creates a file containing a listing of source line

NOERRORPRINT suppresses creation of that file. MACRO specifies that macro processor language will be recognized in source files. NOMACRO specifies nonrecog-

nition of macros. They are

scanned as is normal assembly

NODEBUG

language. MOD186/8086 mode MOD186 specifies that the iAPX 186 instruction set be recognized. The default is 8086 instructions only.

> OBJECT specifies the creation of tan object module in the file specified. NOOBJECT specifies that an object module is not to be created.

> > Specifies number (n) of printed lines per page in print file. Minimum pagelength is 20.

Default is 60 lines per page. Specifies the number (n) of characters, or columns, per line

in the print and the errorprint files. Minimum is 60, maximum

formatting into pages.

is 255. Default is 120. PAGING specifies that print file is to be formatted into pages with header at top of each page. NOPAGING specifies no

71

<i>PRINT </i> NOPRINT <i>PR </i> NOPR	PRINT specifies that a source listing will be created during assembly. If no filename is specified, the source listing is written to the source file with the extension .LST appended. NOPRINT specifies that no source listing will be created.	To the	<i>LIST </i> NOLIST <i>LI</i>  NOLI	LIST specifies that listing of source program in print file is to resume with next source line read. NOLIST specifies that listing of source program in print file, beginning with next source line, is to be suppressed.
SYMBOLS/NOSYMBOLS SB/NOSB	SYMBOLS specifies that a symbol listing table will be appended to the source listing in print file. NOSYMBOLS suppresses symbol table listing.		SAVE/RESTORE SA/RS	SAVE specifies that current setting of general controls be saved on a stack. RESTORE specifies that general controls be set to values stored on stack.
TYPE/NOTYPE TY/NOTY	TYPE specifies that type infor- mation be put into the object module. NOTYPE specifies that no type information be put into the object module.		TITLE TT	Specifies the character string to appear on page header. Default title is module name specified in assembler NAME directive.
WORKFILES WF	WORKFILES specifies the devices or directories used for storage of assembler-created temporary workfiles.		The following an	cation under DOS  re instructions for invoking ASM86 AT or IBM PC XT. Version 3.0 or
XREF/ <i>NOXREF</i> XR/ <i>NOXR</i>	XREF specifies that a symbol table, including line numbers, be appended to the source listing in print file. NOXREF specifies that no cross-reference line numbers are to be included.		greater of DOS is displayed, you C>ASM86 source	is required. When the DOS prompt can invoke ASM86 as follows:  *epath [controls] < cr >
GENERAL CONTROLS			where	
EJECT	Next line of source listing to be placed on new page.		ASM86	is the name of the ASM86 Macro Assembler.
EJ GEN/GENONLY/NOGEN GE/GO/NOGE	Specify mode of listing assembler source text, macro calls and macro text in print file. GEN		sourcepath	is the pathname of the file containing the assembly language source module.
	produces a listing that includes all source text, macro calls and expansion of each macro. GENONLY produces a listing that includes only source file non-macro text, and final result		controls	is an optional sequence of assembler controls (and their parameters, if any) as defined in Chapter 3 of the ASM86 Macro Assembler Operating Instruc-
	text for each macro called. NOGEN produces a listing that includes only the source file text.		DOS places a 1	tions for DOS Systems.  28 character limit on the length of
INCLUDE IC	Causes subsequent source lines to be input from specified file.		each line in the i invocation line, e of the line and angle brackets (	press a carriage return. Two right >>) will appear on the next line.
			line.	77

## **Assembler Directives**

Symbol Definition:

EOU LABEL PURGE

Memory Reservation and Data Definition:

DB DW DD DO

DT RECORD

Location Counter and Segmentation Control: SEGMENT/ENDS

ORG **GROUP ASSUME** PROC/ENDP

CODEMACRO/ENDM Program Linkage:

NAME **PUBLIC EXTRN END** 

**Processor Reset Register Initialization** 

(to disable interrupts and single-stepping)

Flags = 0000H

CS = FFFFH(to begin execution at FFFF0H) 1P = 0000H

SS = 0000HES = 0000H

DS = 0000H

No other registers are acted upon during reset.

MCS®-86 Reserved Locations

**Reserved Memory Locations** 

Intel Corporation reserves the use of memory location

FFFF0H through FFFFFH (with the exception of

FFFF0H - FFFF5H for JMP instr.) for Intel

hardware and software products. If you use these locations for some other purpose, you may preclude

compatibility of your system with certain of these products.

Reserved Input/Output Locations Intel Corporation reserves the use of input/output

locations F8H through FFH for Intel hardware and software products. Users who wish to maintain

compatibility with present and future Intel products should not use these locations.

Reserved Interrupt Locations

Intel Corporation reserves the use of interrupts 0-31 (locations 00H through 7FH) for Intel hardware and

software products. Users who wish to maintain compatibility with present and future Intel products should not use these locations.

75

Interrupts 0 through 4 (00H-13H) currently have dedicated hardware functions as defined below.

Interrupt	Location	Function
0 1 2 3 4	00H-03H 04H-07H 08H-0BH 0CH-0FH 10H-13H	Divide by zero Single step Non-maskable interrupt One-byte interrupt instruction Interrupt on overflow
	Interrup	t Pointer Table
3FFH 7	CS <sub>255</sub>	
TYPE, -	CS <sub>1</sub> IP <sub>1</sub> CS <sub>0</sub>	INTERRUPT TYPE VECTO  x 4 IS LOCATION FOR ADDRESS OF INTERRUPT SERVICE ROUTINE
OH	190	$\exists \bot$

## iAPX 86/88/186 Instruction Set Matrix

Hi	ıl Lo							
		1	2	3	4	5	6	7
0	D.I.r/m	ADD w/r/m	ADD b.t.r/m	MLI/m	ADD b ia	ADD w.ra	PUSH	POP
1	ADC b1.r/m	ADC w!r/m	ADC b.t.r/m	ADC w.t.r/m	ADC b.i	ADC	PUSH	POP
2	AND bfr/m	AND w l.r/m	AND b.t r/m	AND w.t.r/m	AND b.i	AND	SEG ES	DAA
3	XOR b.l.r/m	XOR w.f.r/m	XOR b.t.r/m	XOR w.t.r/m	XOR b.i	XOR W.i	SEG SS	AAA
4	INC AX	INC CX	INC DX	INC BX	INC SP	INC BP	INC SI	INC DI
5	PUSH	PU\$H CX	PU\$H DX	PU\$H BX	PUSH SP	PUSH	PUSH	PUSH
6	PUSHA	POPA	-BOUND r,r/m	 			-	-
7	10	JNO	JB/ JNAE	JNB/ JAE	JE <i>I</i> JZ	JNE! JNZ	JBE/ JNA	JNBE/
8	Immed b r/m	lmmed w r/m	Immed b r/m	tmmed is r/m	TEST b.r/m	TEST w.r/m	XCHG b.r/m	XCHG W.I/M
9	NOP	XCHG CX	XCHG DX	XCHG BX	XCHG SP	XCHG BP	XCHG SI	XCHG
A	MOV m AL	MOV m → AX	MOV AL → m	MOV AX → m	MOVS	MOVS	CMPS	CMPS
В	MOV 1 → AL	MOV I CL	MOV i → DL	MOV i → BL	MOV i AH	MOV 1 CH	MOV 1 → DH	MOV 1 - BH
C	Shift b.r/m.i	Shift w,r/m,i	RET (I-SP)	RET	LES	ĽDS	MOV b.r/m	W L r/m
0	Shift	Shift	Shift b v	Shift w.v	AAM	AAD		XLAT
•	LOOPNZ/	LOOPZ!	LOOP	JCXZ	IN b	(N W	OUT b.	OUT
	LOCK	i	REP	REP	нгт	CMC	Grp 1	Grp 1

				-			D.F7M	w.rrm
where								
mod r/m	000	001	010	011	100	101	110	111
Immed	AOD	OR	ADC	SBB	AND	SUB	ROX	CMF
Shift	ROL	ROR	RCL	RCR	SHL/SAL	SHR	SHL/SAL	SAR
Grp 1	TEST	-	NOT	NEG	MUL	IMUL	DIV	IDIV
Grp 2	INC	DEC	CALL	CALL	JMP id	JMP	PUSH	-

186 only instruction

# iAPX 86/88/186 Instruction Set Matrix (Cont'd.)

Hi	Lo							
	8	9	A	8	С	D	E	F
0	OR b.l.r/m	OR w.f.r/m	OR b.t.r/m	OR w.l.r/m	OR b.i	OR w.i	PUSH	1
1	SBB b.l.r/m	SBB w.l.r/m	SBB b.t.r/m	\$BB w.t.r/m	SBB b.i	SBB w.i	PUSH DS	POP DS
2	SUB b.f.r/m	SUB w.t.r/m	SUB b t.r/m	SUB w t r/m	SUB bi	SUB	SEG CS	DAS
3	CMP b.f.r/m	CMP w.f.r/m	CMP b.t.r/m	CMP w.t.r/m	CMP b.i	CMP w.i	SEG DS	AAS
4	DEC AX	DEC CX	DEC DX	DEC BX	DEC SP	DEC BP	DEC SI	DEC DI
5	POP AX	POP CX	POP DX	POP BX	POP SP	POP BP	POP SI	POP DI
6	PUSH	IMUL 1,rw.t/m	PUSH 18	IJUMI I.is,i/m	INS b	INS W	OUTS	OUTS W
7	J\$	JNS	JP <i>I</i> JPE	JNP/ JPO	JL/ JNGE	JNL/ JGE	JLE/ JNG	JNLE/ JG
8	MOV b.l r/m	MOV w.f.r/m	MOV b.t.r/m	MOV w.t.r/m	MOV sr.f.r/m	LEA	MOV sr.t.r/m	POP rim
9	CBW	CWD	CALL i.d	TEAW	PUSHF	POPF	SAHF	LAHF
A	TEST b.i	TEST w.i	STOS	STOS w	LODS	LODS	SCAS b	SCAS W
В	MOV i – AX	MOV i CX	MOV I – DX	I → BX	MOV i → SP	MOV r → BP	MOV i → SI	MOV i → Di
c	ENTER IW, ib	LEAVE	RET I.(i-SP)	RET I	INT Type 3	INT (Any)	INTO	IRET
P	ESC 0	ESC 1	ESC 2	ESC 3	ESC 4	ESC 5	ESC 6	ESC 7
Ε	CALL	JMP	JMP i.d	JMP si.d	IN v.b	IN v.w	OUT v.d	OUT
F	CLC	STC	CLI	STI	CLD	STD	Grp 2 b.r/m	Grp 2 w.r/m

U	-	oyte operation
d		direct
1	p	from CPU reg
1	-	immediate
ia	-	immed, to accum.
ıb		immediate byte
id		indirect
15		immed, byte sign ext
(W		immediate word
1		long ie intersegmen
m		memory
r	=	register
r/m		EA is second byte
5i	=	short intrasegment
Sr		segment register
1		to CPU reg
٧		variable
w		word operation
2		zero

## **Clocks for MOD186 Operation**

FUNCTION	FORMAT	186 Clock Cycles
DATA TRANSFER MOY - MON		<u> </u>
Anguster to Register Memory	1000100 - 00000 10	1200,000
Report memory to register		2/12
punched the rolling state telemone		2/9
Immediate to register	WI CHART	12-13
Memory to accumulates		3-4
Accumulate to memory	1010000 a 2000 a0000	9
Register memory to segment register	200 100	8
Segment register to register memory		2/9
1235a	1 0 0 C 1 1 0 0   mod 0 reg 1 m	2/11
PUSH + Pesh		1
Memory	1 1 1 1 1 1 1 meg 116 · m	16
Per styr	0 1 0 1 0 102	10
Segment register	000 11 , 0	9
papacer	0 1 1 0 1 0 1 0 Gatta data de - 0	10
PUDU - Push As	0 1 1 0 0 0 0 0	36
POP = Pag		
Mercy	10001111 000000 10	20
Pegsier	. 10 1 1 100	10
Segment register	0 0 0 1 teg 1 1 1   1/mg - 011	8
YORK - Pay AJ	0 1 1 0 0 0 0 1	51
LCHG - Exchange		
Segurer memory with register	1 0 0 0 0 1 1 a   mod-eg -m	4/17
Register with accumulates	10010 181	3
N a legal from		, ,
and port	1 1 1 0 0 1 0 =   gort	l
AT ADR POST	1110110	10
		8
OUT + Outgot to -ked port		
State port	1110111 001	9
		7
UNI DESCRIPTION	1 1010111	11
EA Coad EA to register	1 0 0 0 1 1 0 1 mostes and	6
IDS Coad pointer to CS	1 1 0 0 0 1 0 1 moding on chod + 114	18
ES Lead pointer to ES	1 1 0 0 0 1 0 0 modileg . M Impd + 11s	18
AND COSTAN ACTIONS	1001111	2
AND Store Are readings	1001110	3
PUSHE PLANTINGS	100100	9
OPF Pophage	10011101	6

FUNCTION	FORMAT	186 Clock Cycles
AAITHMETIC		
ADO = ABS Reg sembry with register to exher	0 0 0 0 0 0 0 m modreg im	3/10
immediate to register memory	1000005 = moj000 rm are casts 61	4/16
Immediate to accumulator	0 0 0 0 0 1 0 =	3/4
ADC - Add with CHITY		3/10
ged wewch may reduce to equa.	0 0 0 1 0 0 0 mostrey 1 m	4/16
mmedata to register memory	1 0 0 0 0 0 5 = red 0 10 rm	3/4
medals to accomulate	0 0 0 1 0 1 0 w Cara Cara 4 = 1	3/4
MC = increment	111111	3/15
Register memory	0 1 0 0 0 100	3
legster	8 / 0 0 0 1ed ]	
US = Settract. leg memory and register to eather	0 0 1 0 1 0 d m modity Im	3/10
Inmedula from register memory	1 0 0 0 0 0 1 m mod 101 em cata catada 01	4/16
mined are from accumulator	0 0 1 0 1 1 0 w Cata Catadon 1	3/4
ES a Satistive will become		
leg memory and register to exter	0 0 0 1 1 0 0 m moderg ren	3/10
enebate from register memory	1 0 0 0 0 0 5 w mod 0 11 im C#1 C#145 w 01	4/16
mediate from accumulator	0 0 0 1 1 1 0 m Cata Catal m 1	3/4
MC - Decrement		3/15
Register memory	111111 m mod001 Im	3
egster	0 1 0 0 1 'reg	3
MP = Compare:	0 0 1 1 1 0 1 e   mod mg / m	3/10
Register memory with register	0011100 - Foore In	3/10
equal with register memory	1000001 m modili m dru drudim 01	3/10
uwegas ma schamasa.	0011110   G/2   G/214	3/4
ME - Change sign	1 1 1 0 1 1 =   red 0 1 1 rm	3
MAA - ASCH adjust for add	00110111	8
DAA - Decimal adjust for add	00100111	4
AAS - ASCII adust for subtract	00:11111	7
DAS - Decimal adjust for subtract	00101111	4
MUL - Multiply (unsigned)	1 1 1 1 0 1 1 # mod 100 m	
Reporter Byte		26-28 35-37
Register Word Memory Byte		32-34
Memory-Word		41-43
DEUL - Integer multiply (signed)	1 1 1 1 0 1 1 w mod 101 rm	07.00
Register Byte Register Word	ACTIVITIES COLORS	25-28 34-37
Heryster Word Memory Byte		31-34
Memory Word		40-43
SELL - integer managists multiply (septed)	0 1 1 0 1 0 1 1 moding 178 644 644 644 6	22-25/29-32
BRF - Dvide (unsigned)	1 1 1 1 0 1 : w mod110 rm	-
Party Star Byte		29 38
Register Word Memory Byte		35
Memory Word		44

# Clocks for MOD186 Operation (Cont'd.)

FUNCTION	FORMAT	186 Clock Cycles
ASUTHREE LIC (Commons)		
IDIY - Import 6 - Ot 15-gred)	1 1 1 1 0 1 1 p rod   11 /m	44-52
Register Byte Register Word		50:00:00 = =
Memory Byre		53-61 50-58
Memory Word AAM ASCRADUST for multiply		59-67
AND ASCINCUSION FOR	110101010100001010	19
CBW Conventyle to word		15
CWO Convert word to double word	[100:1000]	2
	10011001	4
LDGIC Shift Relate Instructions		
Register Memory by I	1 1 0 1 0 0 0 w mod 111 m	
Register Memory by CL	1 1 0 1 0 0 1 m mod   11 m	2/15
Register Memory by Court		5 - n/17 - n
- advant advant of court	1 1 0 0 0 0 0 w mod TTT rm count	5+n/17+n
	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
AND - And	9000000	
Regimenory and register to either	0 0 1 0 0 0 d w   mostres e.m.	3/10
strategiate to register memory	1 0 0 0 0 0 0 e mod 100 rm data 1	4/16
immediate to accumulator	0 0 1 0 0 1 0 m CP3 C313 m 1	3/4
FEST And lanction to Rags, no result		
Register memory and register	1 0 0 0 0 1 0 a modies im	3/10
tuber is the subsection of the	1 1 1 1 0 1 1 m mad 000 rm data Catal 1	4/10
paragraph can be secondaria	1 0 1 0 1 0 0 m C414 443 4 m 1	3/4
04 • Or		
Thing memory and register to extrem	0 0 0 0 1 0 0 m   rottes (m)	3/10
immediate to register memory	1 0 0 0 0 0 0 = rod001 in   cm   cmad=-1	4/16
immediate to accumulate	0 0 0 0 1 1 0 m   GF4   GF4 1	3/4
10A = Estimien or		•
Reg memory and register to emile	0 0 1 1 0 0 6 w   mocres (m)	3/10
Principale to register memory	1 0 0 0 0 0 0 0 mod 110 mm cm cm cstade 1	4/16
innesire to economie	0 0 1 1 0 1 0 +	3/4
NOT Investrepoter memory	1 1 1 1 0 1 1 + red010 .p	3
		3
STRUES MANIPULATION	1	
MEVS Move tyte word	[1010010.]	22
CMPS Compare byte word	1010011	14 22
SCAS Scanbyle word	10101110	15
LOOS COMBYS -415 ALAX	[10101.00]	12
STOS Storbyte advom ALA	10101010	10
BES - Input byte wat from DX port	0110110#	14


# Clocks for MOD186 Operation (Cont'd.)

FUNCTION	FOPMAT	186 Clock Cycles
TRING MANIPULATION (Consense)		
Repeated by countin CA IOVS - Move using	11,100,01,0,00.0	8+80
MPS Comparesting	111100111010110	5+220
US Senera	111100: / 10:0:11	5+15n
.005 - Lead string	111100101101010	6-110
1705 Store string	11110010 1210101	6 + 9n
RS - Input strong	11110010 0110110	8+8n
		8701
9UTS - Output streng	[111100:0]0110111=	8+8n
CONTROL TRANSPER		
ALL - CM		
Prect within segment	1 0 . 0 0 0 0 00 00 00 000 000	14
legister memory nairect is thin segment	11.11. Cd0 0-0	13/19
Died ore segment	1 0 0 1 1 0 1 0 segment of the sector	23
		1
populati manindulati	1 1 1 1 1 1 1 1 mod 2 1 1 m .mod - "-	38
JMP n Deconditional jump		.   He
Short long	11101011 01500	13
Drect within segment	1,0100, 0000 0000	13
debetti wewerk wasted wann teb.	1 1 1 1 1 1 1 ncc 100 m	17/1/
Ovect extraograms	1 1 1 0 1 C 1 0 Urgmentohiet	13
	Might in vieron	ــــــــــــــــــــــــــــــــــــــ
indirect intersegment	111111 est.0.14	26
		1
RET = Retorn from CALL: Within segment		16
Witten seg allong immed to SP	. 10000.0 ttate track	18
markshard	1.00.5.1	22
emercagement accords drawed at a 10 SP		25

## Clocks for MOD186 Operation (Cont'd.)

FUNCTION	FORMAT	186 Clock Cycles
CONTROL TRANSFER (Continued)		
AR MITTER	01110100 6:0	4/13
Triff beveraters and	0 1 1 1 1 1 0 0 6:0	4/13
TI INC - TANKES OF ALIM.	0 1 1 1 1 1 0   615	4/13
MACHINE WALLEY INCH	0 1 1 1 0 0 1 0 0 10	4/13
THE THE PLANSACE OF LEGISLA	0 . 1 1 0 1 1 0   615	4/13
PPI WITCHESON	0 1 1 1 1 0 1 0 0 050	4/13
ID ANSTOR TO	01110000 619	4/13
S LITTLY	01111000 659	4/13
the manager in in in	01110101 6:0	4/13
PERSONAL PROPERTY IN PROPERTY AND PROPERTY A	01111101 65	4/13
MIN PROPERTY ALM	0 1 1 1 1 1 1 1 0 0 0	4/13
LETTERS SERVICE LA PRE	011100111 020	4/13
MELA STEERS CO. CH.	0 1 1 1 0 1 1 1 0 000	4/13
מעערידע סקים	0 1 1 1 0 1 1   0 2	4/13
מויאר איי עריש : מאו	01110001 00	4/13
MI FALAN	0 1 1 1 1 0 0 1   C19	4/13
LOOP - Jug (S) mes	1 , 1000 10 013	5/15
100P1 100PE * ex: pu	11100001 610	6/15
LOCPAL LOOPAL - LINE - 177 FF ELL	1 1 1 0 0 0 0 0   613	6/16
KM DEFORE	11100011 653	16
DITER - Enter Processors	11001000 65000 650	
L-0	1 1 0 0 1 0 0 0 Cata town Cata	-hyp (
i+1		25
LEAVE - Leave Procedure	11001001	22+16(n-
DLI = Lotarropi		1
hae specifed	1 1001101 500	47
hse3	11001100	45
MIQ - interrupt on overfice	1 100 1 1 0	48/4
IAET - interrupt reluca	[1160111]	28
SOUND - Detect value out of range	0 1 1 0 0 0 1 0 mod reg r m	33-35







3065 Bowers Avenue, Santa Clara, California 95052-8130 (408) 987-8080

Printed in U S.A.

SOFTWARE